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APPARATUS FOR STATISTICAL TIME-SERIES rence of unvoiced sounds in speech, which are largely
ANALYSIS OF ELECTRICAL SIGNALS determinative of the intelligibility of the speech, can be
ORIGIN OF THE INVENTION more rapid'y a"d accurate'y determined, permittingO R I G I N O h T H L I N V f c N I l O N
 more fapid speech processing and recognition in
The invention described herein was made by an em- 5 speech analysis and synthesis systems and in voice com-
ployee of the United States Government and may be pression systems used to reduce voice signal band-
manufactured and used by or for the Government of width.
the United States for governmental purposes without It is an object of the present invention to provide a
the payment of any royalties thereon or therefor. new and improved method and apparatus for statistical
1
 ° analysis of electrical signals.
BACKGROUND OF INVENTION
BRIEF DESCRIPTION OF THE DRAWINGS1. Field of the Invention
The present invention relates to apparatus and FIG. 1 is a schematic functional block diagram of the
methods for performing analysis of electrical signals
 15 apparatus of the present invention;
and waveforms. FIG. 2 is a signal waveform diagram of signals
2. Description of the Prior Art present in the apparatus of FIG. 1; and
In the prior art, several techniques or approaches FIGS. 3 and 4 are schematic electrical circuit dia-
were used in analysis of complex signals and grams of the apparatus of FIG. 1.
waveforms, such as time domain analysis, frequency 20
domain analysis, and combinations of these two types DESCRIPTION OF PREFERRED EMBODIMENT
of analysis. In the drawings, the letter A designates generally the
When the electrical signals waveform being analyzed apparatus of the present invention used for statistical
was an electrical representation of speech in perform- time-series analysis and investigation of electrical
ing speech analysis and synthesis, a method known as 25 signals to determine changes, transitions and the like in
the "machine syllable" method was used. In the "- the signal. Particularly, the apparatus A of the present
machine syllable" technique, brief components of the invention may be used to perform statistical time-series
speech occurring during transitions between voiced analysis of, and determine and emphasize transitions
and unvoiced sounds in the speech were compared with between voiced sounds, phonemes, and unvoiced
samples of typical speech components, known as "- 30 sounds in speech. Thus, occurrence of unvoiced sounds
machine syllables" in order to categorize and analyze jn speech, which are largely determinative of the intel-
the input signal. ligibility of the speech, can be more readily determined
Each of these methods and techniques suffered from ;n or(jer to permit more rapid speech processing and
shortcomings. For example, several of these techniques recognition in speech analysis and synthesis systems
required complex analysis equipment and facilities
 and jn voice compression systems used to reduce voice
such as computers. Further, the "machine syllable" signal bandwidth.
method did not operate in real time, but rather com- The apparatus A (FIG. 1) receives an input signal at
pared the speech components being analyzed with nu-
 an input terminal 10 which is an electrical representa-
merous stored "machine syllables" making the method
 4Q tion of a complex input signal. The input signal is con-
time consuming. Further, accurate determination of veyed from the input terminal 10 over a conductor 11
the transitions between voiced and unvoiced sounds in to a differentiator D which differentiates the incoming
speech using these methods was often difficult to signal in order to emphasize and sense high frequency
achieve. Also, techniques using frequency domain or rapidly-changing portions of the input signal,
analysis required complex and expensive bandpass fil-
 45 An electrical conductor 12 conveys the dif-
ters and circuitry, while techniques using time domain ferentiated input signal from the differentiator D to a
analysis were often inaccurate and inprecise, particu- zero-crossing detector Z which provides a square wave
larly in sensing transitions between voiced and unvo- output signal with pulses thereof in such output signal
iced sound in speech. indicating the duration or time period between succes-
SUMMARY OF INVENTION 5° <™ si8nal ,levf transitions or zero crossings, of the
electrical signal present on the conductor 12. It should
In the present invention, it has been determined that be understood that the zero-crossing detector Z may be
simple, rapid, and accurate analysis of complex electri- used to sense other signal level transitions or threshold
cal signal waveforms can be performed by determining crossings instead of zero crossings, depending on the
the difference between the frequency of the incoming S5 nature of the signal present on the conductor 12, as
signal waveform during the interval between two zero desired.
crossings, hereinafter referred to in the description and The square wave output signal from the zero-
claims as the instantaneous frequency, and the average crossing detector Z is provided over an electrical con-
frequency of the signal, and further by generating ductor 13 to a frequency to amplitude converter C
statistical moments regarding such difference. which computes the instantaneous frequency of the
Statistical moments are formed by raising the dif- input signal by forming an output signal corresponding
ference between instantaneous frequency and the in amplitude to the frequency of the signal present on
average frequency to the second, third, fourth, and the conductor 13.
higher powers. Statistical moments are used to deter- An integrator circuit I receives the output from the
mine and emphasize the transition between voiced converter C over a conductor 14 and computes the
sound, unvoiced sounds, and phonemes occurring in average frequency of the signal by integrating such
human speech. Thus, with the present invention, occur- signal over a period of time. An electrical conductor 15
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transmits the signal indicating the average frequency of transitions, and the like in the signal, as has been previ-
the input signal from the integrator I to a subtracter S. ously set forth.
The subtracter S also receives a signal indicating the in- The buffer amplifier section B includes a voltage fol-
stantaneous frequency of the input signal, during the lower operational amplifier 20 receiving the output of
interval between two zero-crossings of the input signal, 5 the integrator I over an input conductor ISa and
over an electrical conductor 16 from the output of the providing a buffered output signal over an output ter-
converter C. The subtracter S forms an output signal minal 20a to the data display means previously set
indicative of the difference between its two input forth. In a like manner, a voltage follower operational
signals, the instantaneous frequency of the input signal amplifier 21, a voltage follower operational amplifier
and the average frequency, known as the first statistical 22, and a voltage follower operational amplifier 23,
moment of the instantaneous frequency. The output receive the outputs from the analog multipliers M,
signal from the subtracter amplifier S is furnished over M-l, and M-2, respectively, over the output electrical
an electrical conductor 17 to a moment generating net- conductors 18, 19, and 20, respectively, and provide
work G wherein higher statistical moments of the in-
 ]5 separate output signals of such multipliers over an out-
stantaneous frequency of the signal with respect to the
 put terminal 21a, an output terminal 22a and an output
average frequency of the signal are generated in order terminal 23a, respectively, to the data display means
that the input signal may be analyzed to permit prompt previously set forth.
and accurate analysis of the complex input signal
 A control and timing circuit K forms and provides
waveform. 20 timing and control signals (FIG. 2), in a manner to be
The moment generating network G includes an
 more evident hereinbelow, to the subtracter S as in-
analog multiplier M, an analog multiplier M-l, and an
 djcated by the dashed ,ine 24fl (F,G 1} and to the •„.
analog multiplier M-2. The analog multiplier M tegrator I as indicated by the dashed line 24fe.
receives as an input signal from an input conductor 1 la Considering the apparatus A more in detail (FIGS. 3
and an input conductor 176 the output of the subtrac- 25
 and 4) the differentiator D (FIG. 3) includes a buffer
tor S and squares, or multiplies the output signal from
 operationai amplifier 31 which receives the input
the subtracter S by itself, in order to square the output
 sjgnals ffom the input termina, 10 and conductor 11
signal representing the first statistical moment or dif-
 through an jnput resjstQr 32 ^ a negatjve . tgr_
ference between the instantaneous frequency of the
 mina, thereof A feedback resistor 33 electrically con-
mput signal and the average frequency. The squaring or 30 ^^ ^ ^
 Qf ^  ^ 3, tQ ^  ye
multiplication by the multiplier M generates and forms ^^^
 w Hmit the in of ^ ufier 3, b
a second statistical moment of the input s.gnal which ,s
 the desired amount A H resjstor 34 electricall
provided to an output conductor 18. . . . , ,._ ,, . '
_ , . i • , - , , , • u - i connects the output of the amplifier 31 to a capacitorThe analog multiplier M-l receives the output signal ,. , ..„ . . . , •.,- ,, » , .
, , .. ° . „ . , ,„ j 35 35 of a differentiating operational amplifier 36. A feed-from the subtracter S over an input conductor 17c and . , . _ _ _ , , . . , • ,0
, • ' i_ » » • i r t. i i • i- back capacitor 37 and a feedback resistor 38 are elec-
also receives the output signal from the analog multipli- ... . . „ . . . .
er M over an input conductor 18*. The analog multipli- tncally connected m a parallel circuit between the out-
er M-l multiplies the electrical signals present on the Put of the differentiating operational amplifier 36 and a
input conductor 17c and 18* with each other, and thus
 4n
 ne8at've inPut term'nal of *« ""P'f" 36 and to8ether
cubes, or raises to the third power, the output of the 4° wlth the.capacitor 35 and the amplifier 36 form a dif-
subtractor S, forming and generating a third statistical ferentiating network, providing a time derivative of the
moment of the instantaneous frequency of the input 8*na|. supplied to the capacitor 35 through the
signal with respect to the average frequency of such coupling resistor 34 from the amplifier 31.
signal. The third statistical moment formed in the
 45 The d.fferentiated output of the operational amphfi-
analog multiplier M-l is provided to an output conduc- er 36 of the differentiator D is provided over the con-
tor 19 and over a conductor \9a to the analog multipli- ductor 12 to a Coupling input resistor 39 of the zero-
er M-2 crossing detector Z. Thus, the differentiator D receives
The analog multiplier M-2 receives the third statisti- the inPut s'8nal from the input terminal 10 and forms a
cal moment from the analog multiplier M-l over the 50 time derivative of such input signal, thereby emphasiz-
conductor!9a and also receives the output of the sub- inS the rapidly-changing, or high-frequency, com-
tractor S over the conductor 17 and multiplies such ponents of the input signal in order to permit prompt
signals with each other in order to raise the difference and accurate analysis of transitions and levels in the
between the instantaneous frequency of the input inPut signal, particularly when such input signal is an
signal and the average frequency of such signal to the 55 electrical representation of human speech. In this
fourth power, forming a fourth statistical moment of manner, transitions between voiced sounds, unvoiced
the instantaneous frequency of the input signal. The sounds, and phonemes may be rapidly determined with
fourth statistical moment formed in the analog multipli- the apparatus A of the present invention. The time dif-
er M-2 is provided to an output conductor 20'. ferential of the input signal is then fed to the zero-
An isolating or buffer amplifier section B receives 60 crossing detector Z.
the output of the integrator land the analog multipliers The zero-crossing detector Z receives the dif-
M, M-l, and M-2 in order to isolate and amplify such ferentiated output signal from the differentiator D and
output signals and provide such signals to a suitable forms an output square wave. The duration of the pul-
monitoring means, which may be for example an oscil- ses in the output square wave from the zero-crossing
loscope, a recording tape, a computer display or other detector Z indicates the time duration between signal
suitable data display means for analysis, inventigation level transitions, threshold or zero-signal-level
and study of the input signal for determining changes, crossings in the output of the differentiator D.
3,732,405
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The input resistor 39, which provides the output put signal whose amplitude indicates the instantaneous
from the differentiator t> to a first clipper operational frequency of the input signal furnished to the converter
amplifier 41 at a negative input terminal thereof, and a C is furnished to the integrator I and the subtracter S
feedback resistor 42 connected between an output of over the output conductor 14, as has been previously
the operational output amplifier 41 and the negative 5 set forth.
input terminal thereof, control and limit the gain of the The converter C (FIGS. 1 and 3) includes a control
amplifier 41. circuit 60 which responds to the input signal level
A pair of diodes 42a and 42i> are electrically con- transitions, and controls an eight-bit binary counter 70,
nected in parallel with the feedback resistor 42 permitting the counter 70 to count the clock pulses
between the output of, and the negative input of, the 10 generated by a high-speed clock 71. An eight-bit
operational amplifier 41 and clip and limit the am- storage register 72 stores the output count of the binary
plitude of the output signal of the amplifier 41 in order counter 70 and presents the stored output count to a
to clip and limit and prevent excessively large output digital-to-analog converter 73. The converter 73
voltage amplitude variations in the output of the ampli- produces an output signal corresponding in amplitude
fier 41, and to square or clip the input signal furnished to the output count of the binary counter 70, thus
to the zero-crossing detector Z from the differentiator providing an output signal whose amplitude indicates
D. The output of the clipper operational amplifier 41 is the duration between signal level transitions, and con-
provided over an electrical conductor 43 and input re- sequently the frequency, of the input signal. A limiting
sistor 44 to a negative input terminal of a second
 2o
 C
'
rCuit 74 controls the binarv counter 70 in
 response to
clipper operational amplifier 45. a predetermined output count from the binary counter
A feedback resistor 46 electrically connects the out- 70 and provides a frequency limit for conversion of the
put of the clipper operational amplifier 45 with the input frequency into a corresponding output amplitude
negative input terminal and in conjunction with the by the converter C.
input resistor 44 limits the gain and the output of the 25 The contro1 circuit 60 is electrical|y connected by
clipper operational amplifier 45 to provide square wave the conductor 13 to the zero-crossing detector Z, as
pulses at the output thereof. A pair of the diodes 46a Previously set forth. The input conductor 13 is electri-
and 46b are electrically connected in parallel with the callv connected to a J input of a J-K nip-flop 61 of the
feedback resistor 46 and clip and reduce or limit volt- contro1 circuit 60 An electrical conductor 13a applies
age amplitude surges in the output of the amplifier 45 30 'he ™put signal on the input conductor 13 to an in-
in order to further assist in forming a square wave in the ver'er 13b' wh°se outPu< '? fu™s*ed °ver *n ^ctrical
, -. - &-1 conductor to a K input of the J-K flip-flop 61.
zero-crossing detector Z. v. . , JL vA - . - . , « • » -j .u . . A Q, output terminal of the flip-flop 61 provides anAn input resistor 47 provides the square wave output • ,
 f , • , •
, . . , , . . .. . .... ... . output signal of corresponding polarity to the input
of the second clipper operational amplifier 45 to a . r, ,. . ... . , ..,. , „.
. . T ., . .._ 35 signal applied at the J input terminal. When the flip-
negative input terminal of a buffer operational amplifi- „ ,. . . ., , . ... , . . „,
.10 A • LI • An • i . • ii j flop 61 is energized by a clock pulse from the clock 71
er 48. A variable resistor 49 is electrically connected . , i , • . . • i ** u n- *,
 f,
, . . . . at a clock pulse input terminal 61o, the flip-flop 61between an output terminal and the negative input ter- , , . . . .
 c , ,. • ,
. , , .
 p
 . . ,.„ ,„ . . • .. j transfers the input signal from the J input terminal to
minal of the operational amplifier 48 and « varied and
 the t J^^, The Q J^^, remajns
adjusted ,n order that the resistor 49 and the input re- ^  ^ ^ ,eve, Qf ^  transferred si , duri the imerva,
sistor 47 limit the output gam of the amphfier 48 to the
 m^ ^ next c)ock ,se ig m ^ ^ termjna) 6Jfl
desired level in order to match the desired voltage logic
 an<J ides a volta waveform over an electrical
levels required for operation of an inverting NAND
 conductor 62a to a j input terminal of a second j.K
Sate5°- flip-flop 63.
The NAND gate 50 receives a positive logic level
 45 A ^ Qutput termina, Qf the nip.flop 6, provides an
from a positive power supply terminal 51 and ac- output signal corresponding to the input signal appear-
cordingly inverts the output of the operational amplifi-
 ing at the K jnput terminal of the flip.flop 61. The input
er 48 and provides the square wave output signal from
 signa, is transferred from the K input terminal to the 0,
the zero-crossing detector Z to the frequency to am-
 output termjnai when the fijp.flop 61 is energized by a
plitude converter C, with the duration or width of the 50
 ciock pulse appearing at the clock pulse input terminal
square wave output pulses of the NAND gate 50 vary-
 6ia The Qj output terminal maintains the level of the
ing in duration in accordance with the time between transferred signal until receipt of the next clock pulse
zero crossings or signal level transitions in the output
 at the terminal 61a and provides a voltage waveform
signal from the differentiator D.
 wnjch is furnished by an electrical conductor 62b to a K
The frequency to amplitude converter C receives as 55 input terminal of the second J-K flip-flop 63.
an input signal over the conductor 13 the square wave
 A Qj output terminal of the second J-K flip-flop 63
output signal from the zero-crossing detector Z. As has provides an output signal corresponding to the input
been previously set forth, the time duration, or period,
 sjgna| appearing at the J input terminal of the flip-flop
of the pulses in the square wave output signal from the 63. The input signal is transferred when the flip-flop 63
zero-crossing detector Z are determined by the time 60 js energized by a clock pulse from the clock 71 at a
duration between zero crossings or signal level transi- clock pulse input terminal 63a, providing a voltage
tions in the input signal to the input terminal 10 and dif- waveform at the Qt output terminal. A Q2 output ter-
ferentiator D. The converter C receives the square minal provides an output signal waveform of like
wave input pulses and forms an output signal varying in polarity to the input signal appearing at the K input ter-
amplitude in accordance with the inverse of the time minal of the flip-flop 63. The input signal at the K input
duration or period, the frequency, of the output square is transferred when the flip-flop 63 is energized by a
wave signal from the zero-crossing detector Z. The out- clock pulse at the clock pulse input terminal 63a.
3,732,405
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The high-speed clock or oscillator 71 produces a An eight-input NAND gate 78 is electrically con-
square wave voltage output waveform over an electri- nected to each of the conductors 76 at its eight input
cal conductor 71a to an electrical conductor Tib which terminals. When the output count of the binary counter
is electrically connected to the clock pulse input ter- 70 reaches decimal 255, or binary 1 1 1 1 1 1 1 1 , an output
minals 61a and 63a of the flip-flops 61 and 63, respec- 5 terminal 78a of the NAND gate 78 is driven to a logical
lively, to insure synchronized operation of the clock 71 "0" prior to a change of state of the first flip-flop 61.
and the flip-flops 61 and 63. The electrical conductor The logical " 1" present on each of the input conduc-
7la is also electrically connected to a first input 64a of tors 76 will cause the output signal appearing at an out-
the 3-input NAND gate 64 of the control circuit 60. put terminal 78a of the NAND gate 78 to become a log-
The NAND gate 64, when energized in a manner to be ical "0." This logical "0" is conveyed by the conductor
set forth hereinbelow, permits the clock pulses from 74a to the input terminal 64c of the gate 64, driving the
the high-speed clock 71 to drive the 8-bit binary output terminal 64d of the gate 64 to a logical " 1," dis-
counter 70. The output count of the counter 70 abling the binary counter 70. Subsequent clock pulses
represents the number of clock pulses produced by the
 f 5 from the clock 71 thus do not pass through the gate 64,
high-speed clock 71 while the NAND gate 64 of the and the output count from the counter 70.remains at
control circuit 60 permits such pulses to pass during an the predetermined output count.
input square-wave pulse which the zero-crossing detec- The lower frequency limit for conversion of the input
tor Z formed in response to axis crossings of the input frequency into an output amplitude may be established
signal waveform, in the manner previously set forth. 20 at otner suitable predetermined frequencies by adjust-
A second input terminal 64b of the gate 64 is electri- ing the frequency of the high-speed clock 71, or by ad-
cally connected by a conductor 62c to the conductor justing the predetermined output count of the binary
62a and receives over such conductors the output counter 70 to a predetermined number by the selective
signal present at the Q, output terminal of the flip-flop inclusion of inverters in preselected ones of the eleclri-
61. A third input terminal 64c of the gate 64 receives 25 cal conductors 76 to adjust the predetermined count to
an output signal from the limit circuit 74 over an elec- drive terminal 78a of the limiting circuitry 74 to a logi-
trical conductor 74a. The electrical signal over the con- cal "0." The output count of the binary counter 70 may
ductor 74a is normally a logical "1," and consequently also be adjusted to a predetermined count by selective-
when the Q, terminal of the flip-flop 61 is a logical " 1," ly increasing or decreasing the capacity of the binary
an output terminal 64d of the gate 64 provides a volt- 30 counter 70 above or below eight bits,
age waveform of opposite polarity or logic level to the For example, should it be desired to reduce the lower
square wave clock pulse voltage waveform appearing frequency limit for conversion of the input frequency
over the conductor 7la at the input terminal 64a. The into an output amplitude in the converter C by one-
voltage waveform appearing at the output 64d of the half, the frequency of the high-speed clock 71 could be
gate 6,4 is furnished over an electrical conductor 64e to reduced by one-half, the capacity of the binary counter
an input terminal 70a of the eight-bit binary counter 70 could be reduced from eight bits to seven bits, or an
70. inverter of like construction and function to the in-
The eight-bit binary counter 70 receives the input verier I3b could be electrically connected with the
signal at the terminal 70a and accumulates a binary
 4Q conductor 75 providing the most significant bit output
output count of the number of such pulses. The in- from the counter 70 to the NAND gate 78. The lower
dividual bits of the binary output count are presented at limit frequency may thus be adjusted to provide a
a plurality of output conductors 75 indicating the desired lower frequency limit for conversion of the
number of clock pulses produced by the clock 71 while input signal frequency into an output amplitude,
the converter C is enabled by the control circuit 60. 45 The storage circuit 72 includes a storage register of
The binary counter 70 counts the pulses in the like bit capacity to the binary counter 70. The storage
waveform appearing at the input terminal 70a until the register includes a plurality of flip-flops or other suita-
flip-flop 61 of the control circuit 60 changes state in ble binary memory devices for storing the output count
response to a change of state in the input signal from of the binary counter 70 when energized by a storage
the zero-crossing detector Z. The logical "0" output at 50 register store pulse which is formed in a manner to be
the Q, output terminal disables the control circuit 60 more evident hereinbelow. The storage register 72
by providing a logical "0" signal to the input terminal receives the output count from the counter 70 through
64b of the gate 64, preventing the passage of sub- the inverters 80 and a plurality of conductors 77 and
sequent clock pulses through the gate 64 to the counter presents the output count to the digital-to-analog con-
70. 55 verier 73 over a plurality of output conductors 79. A
The limiting circuitry 74 senses ihe output count of plurality of inverters 80 are connected between the
the binary counter 70 present on the conductors 75 by output conductors 75 and the inputs to the individual
a plurality of input conductors 76 each of which is in- binary memory devices in the storage register 72. The
dividually connected to one of the output conductors inverters 80 invert the logical level of the output count
75. The limit circuit 74 provides a logical "0," in a 60 from the binary counter 70 and convert a high binary
manner to be set forth hereinbelow, when a predeter- count, caused by a long duration or low frequency
mined output count of the binary counter 70, cor- input signal, to appear at the inputs to the storage re-
responding to the passage of a predetermined length of gister 72 as a small output count. In a like manner, a
time between zero crossings of the input signal, is low binary output count of the binary counter 70
reached. This length of time is a predetermined max- formed during a short duration or high-frequency input
imum period, and thus a minimum frequency limit, of signal will be inverted by the inverters 80 and appear at
the input signal from the zero-crossing detector Z. the input to the storage register 72 as a high output
- -3,732,405
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count. Thus, the inverters 80 cause the magnitude of pulse at the input terminal 70ft, the binary counter 70 is
the binary output count furnished by the storage circuit reset to a decimal 0 or a binary "00000000." The out-
72 on the output electrical conductors 79 to be in a put count of the binary counter 70 is reset and the
direct relation to the frequency of axis crossings of the counter 70 is prepared for a new cycle of counting at
input signal from the zero-crossing detector Z. 5 the proper initial count.
The digital-to-analog converter 73 is responsive to Thus, it can be seen that the converter C of the
the binary output count present on the conductors 79 present invention receives square-wave input pulses
and converts such binary count into an output analog from the zero-crossing detector Z whose duration in-
signal corresponding in amplitude to the digital output dicates the time between zero crossings of the input
count stored in the storage register 72, producing an signal at the input terminal 10. The converter C
output signal whose amplitude indicates the duration receives such square-wave input pulses and provides an
between axis crossings of the input signal furnished output signal over an output conductor 14 whose am-
over the conductor 13 from the zero-crossing detector plitude indicates the inverse of the time duration of
Z. Any digital-to-analog converter of the well-known such input pulses, or the frequency of such input pul-
type which converts an input binary signal into an out- ses. The output connector 14 provides the signal whose
put analog signal may be used as the converter 73 in the amplitude indicates the frequency of the input signal of
frequency to amplitude converter C. the terminal 10 to the integrator I and to the subtracter
The conductor 14 is connected to the output ter- S for further processing of such signal by the apparatus
minal of the digital-to-analog converter 73 and pro-
 2o A of the present invention, as will be more evident
vides the output signal of the digital-to-analog con- hereinbelow.
verier 73, whose amplitude corresponds to the input A voltage follower operational amplifier 101 (FIG.
signal frequency, to the inverter I and the subtracter S, 4) with an electrical feedback conductor lOla con-
as will be more evident hereinbelow. necting an output terminal thereof with a negative
A NAND gate 65 is connected at a first input ter- 25 input terminal thereof receives the output signal from
minal 6Sa by an electrical conductor to the electrical the converter C and furnishes such signal over the con-
conductor 626 to receive the Q, output of the flip-flop ductor 16 to the subtracter S (FIG. 4) and to a resistor
61. A second input terminal 6Sb of the NAND gate 65 102 of the integrator I. The resistor 102 and integrating
is electrically connected by a conductor to the Q2 out- capacitor 103 provide the integrating action of the in-
put of the flip-flop 63. 30 tegrator I.
For the duration of one cycle of the output of the An analog gate 104 comprising the amplifier 1046
clock 71 when the flip-flop 61 changes state until the and the field effect transistor 104/receives control pul-
flip-flop 63 changes state in response to the input ses from the control circuit K (FIG. 4) and permits
signal, the output signal at an output terminal 65c of analog signals to pass from the resistor 102 to the in-
the NAND gate 65 is a logical "0" due to a logical "1" 35 tegrating capacitor 103 of the integrator I. An input
at both input terminals 65a and 65b. The logical "0" is terminal 104a receives an integration control signal
inverted by an inverter 6Sd, producing a storage re- waveform 201 (FIG. 2) from the control circuit K as in-
gister store pulse which is fed to a read-in or strobe dicated by the dashed line 246 (FIGS. 1 and 4) and
input 72a of the storage register 72. The storage re- furnishes the control signal 201 through the amplifier
gister store pulse energizes the memory devices in the 1046 to a control terminal 104c of the field effect
storage register 72 and>initiates transfer of the output transistor 104/. When the control signal 201 is
count of the counter 70 present on the conductors 75 furnished to the control terminal 104c, the analog
into the storage register 72. The storage register 72 signal from the resistor 102 is permitted to pass from an
presents the stored output count over the conductors
 45 input terminal \Q4d of the field effect transistor 104/
79 to the digital-to-analog converter 73 for conversion through an output terminal 104e and to the integrating
of the output count into an output signal whose am- capacitor 103.
plitude indicates the duration between axis crossings of The integrator I receives the output signals from the
the input signal. converter C and integrates and accumulates same in
A counter clear NAND gate 66 is electrically con- 50 order to provide an integrator output signal waveform
nected at a first input terminal 66a to the Q, output ter- 200 (FIG. 2) indicative of the average output of the
minal of the flip-flop 61 by an electrical conductor 62d. converter C and in turn indicative of the average input
A second input terminal 666 of the NAND gate 66 is frequency of the input signal present at the input ter-
connected by a conductor to the Q2 output of the flip- minal 10 of the apparatus A.
flop 63. For the duration of one cycle of the high-speed 55 An integrator reset analog gate 105 comprising the
clock 71 when the flip-flop 61 changes state in amplifier 1056 and the field effect transistor 105/
response to a change in the input from the zero- receives an integrator reset control signal waveform
crossing detector Z until the flip-flop 63 changes state 203 (FIG. 2) from the control circuit K as indicated by
in response to the change of state of the flip-flop 61, an the dashed line 1246 and provides the signal 203 of the
output terminal 66c is driven to a logical "0" by a logi- 60 control terminal lOScof the field effect transistor 105/.
cal "1" present at both input terminals 66a and 666. When the input signal 203 is present at the terminal
The logical "0" signal is conducted by a conductor to 105a an electrically conductive path to ground is pro-
an inverter 66d, which converts the logical "0" into a vided through an input terminal lOSd and an output
logical "1," forming a counter clear pulse which is terminal 105e of the field effect transistor 105/. When
furnished over an electrical conductor 66e to a counter the conductive path is formed between the input ter-
clear input terminal 706 of the binary counter 70. minal lOSd and the output terminal lOSe, the charge
When the binary counter 70 receives the counter clear which has accumulated on the integrating capacitor
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103 during the operation thereof is permitted to flow to The inverter 113 furnishes an integrator control
ground through the field effect transistor 1 OS/, clearing signal wave form 201 (FIG. 2), as indicated by the
and resetting the integrating capacitor 103 and the in- dashed line 246 (FIG. 4), to the analog gate 104 in the
tegrator I for another cycle of operation. integrator I in order to permit incoming signals on the
A voltage follower operational amplifier 106, with an 5 conductor 14 to be stored in the integrating capacitor
electrical feedback conductor 106a connecting an out- 103, as has been previously set forth,
put terminal with a negative input terminal thereof in A first input terminal llSa of a NAND gate IIS
order to provide voltage follower or buffer action in the receives the output of the inverter 1116. A second
operational amplifier 106, electrically connects the in- input terminal HSb of the NAND gate 115 is electri-
tegrating capacitor 103 of the integrator I with an input cally connected by a conductor 115c to a Q output ter-
resistor 107a of the first gain adjusting or scaling opera- minal of the J-K flip-flop 112. The NAND gate 115
tional amplifier 107. A feedback resistor 1076, electri- forms the integrator reset control signal wave form 203
cally connected between an output terminal and a (FIG. 2) at the time of a transition of the integration
negative input terminal of the operational amplifier 15 control signal 202 and the integration transfer signal
107, and the input resistor 107a control and adjust the 201, as is evident from FIG. 2.
amplitude of the output signal from the integrator I as The integration reset control signal wave form 203 is
amplified by the operational amplifier 107. furnished to the analog gate 105, as indicated by the
An input resistor 108a of a second scaling or gain ad- dashed line 1246 (FIG. 4) in order to discharge and
justing operational amplifier 108 receives the output 20 reset the integrating capacitor 103 preceding a new in-
from the first scaling operational amplifier 107 and tegration cycle in the integrator I.
provides such signal to the operational amplifier 108. A The subtracter S (FIG. 4) receives the output of the
variable resistance 1086 is electrically connected integrator I representing the average frequency of the
between an output terminal and a negative input ter- input signal over the conductor 15 and the output of
minal of the scaling operational amplifier 108, and in 25 the converter C from the amplifier 101 and conductor
conjunction with the input resistor 108a controls and 16 and determines the difference between the instan-
adjusts the gain of the scaling operational amplifier 108 taneous frequency and the average frequency of the
in order to regulate the amplitude of the signal input signal, as has been previously set forth,
furnished from the integrating capacitor 103 to the sub-
 30
 An
 analog gate 130 (FIG. 4) comprising an amplifier
tractor S by the electrical conductor IS. 1306 and a field effect transistor 130/of the subtracter
Thus, it can be seen that the integrator I receives an S receives the integration transfer control signal
input signal from the electrical conductor 14 whose waveform 202 (FIG. 2), as indicated by the line 24a
amplitude indicates the frequency of the input signal (FIG. 4) at an input terminal 130a. The wave form 202
presented to the apparatus A of the input terminal 10, 35 is furnished by an amplifier 1306 of the analog gate 130
and integrates and accumulates such signal in order to to a control terminal 130c of the field effect transistor
provide an output signal over the conductor 15 to the 130/energizing the analog gate 130 and permitting the
subtracter S for further processing and over the con- waveform 200 representing the output of the integrator
ductor 15a to the buffer operational amplifier 20 to in- ' present on the conductor 15 to pass from an input ter-
dicate the average frequency of the input signal to the 40 minal I30d to an output terminal 130e during the nega-
apparatusA. live half cycle of the waveform 202. The conductor 15a
The control circuit K includes a first clock 110 and a electrically connects the output terminal 130e of the
second clock 111 providing control and timing signals field effect transistor 130/to a positive input terminal
(FIG. 2) to the integrator I and the subtracter S as has of the buffer operational amplifier 20 in order to isolate
been previously set forth. The clock 110 provides pul- and buffer the output of the integrator I. The opera-
sesof a suitable frequency to insure discharge of the in- tional amplifier 20 provides a transformed integrator
tegrating capacitor 103, as will be more evident herein- output signal 204 at the output terminal 20a whose am-
• below, through a clamping diode llOa to a clock pulse plitude indicates the average frequency of the input
input 112a of a control J-K flip-flop 112.
 50 signal for connection with a suitable monitoring and
The clock 111 provides clock pulses of a frequency test instrument, as has been previously set forth,
chosen to be a submultiple of a suitable period over Further, as has been previously set forth, the output
which the incoming input signal is stationary. For ex- signal 204 is furnished to the moment generating net-
ample, when the incoming input signal is speech, a sub- work G to form statistical moments of the instantane-
multiplc of 15 milliseconds is suitable as a period of the 55 ous frequency of the input signal for analysis and study
signal from the clock 111. For example, a frequency of of such input signal.
134 hertz is suitable for use of the clock 111. The clock An input resistor 133a of a subtracter operational
111 provides the output signal through a clamping amplifier 133 of the subtractor S electrically connects
diode I l i a and an inverter 1116 to a J input of the J-K the output terminal 130« of the field effect transistor
flip-flop 112. 60 130/to a negative input terminal of the operational am-
An output terminal of the inverter 1116 provides an plifier 133. A feedback resistor 1336 electrically con-
integrator transfer control signal wave form 202 (FIG. nects the output terminal of the amplifier 133 to the
2) as indicated by the dashed line 24a (FIG. 4), to the negative input terminal. Thus, it can be seen that the
subtractor S in order to control the operation thereof, subtractor operational amplifier 133 receives at a first
as will be more evident hereinbelow. The output of the input the transformed integrator output signal
inverter 1116 is supplied through an inverter 113 to a K waveform 204 present at the field effect transistor ter-
input of the J-K flip-flop 112. minal I30e.
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An input terminal 131a of an analog gate 131 com- over the conductor 17 and 17c. The analog multiplier
prising the amplifier 1316 and the field effect transistor M-l performs a multiplying operation on the two
13 If in the subtracter S receives the integrator transfer analog input signals and generates and forms an analog
control signal waveform 202 (FIG. 2) and permits the output signal indicating the cube, or third power of the
amplifier 1316 to energize a control terminal 131c of 5 difference between the instantaneous frequency and
the field effect transistor 131/. The control terminal the average frequency of the input signal, also known
131c of the field effect transistor 131/when energized as the third statistical moment of the difference
permits the output of the converter C furnished between the input frequency and average frequency of
through the buffer amplifier 101 and the conductor 16 the input signal. The third statistical moment formed in
to pass from an input terminal I3ld of the field effect the analog multiplier M-l is provided over the output
transistor 131/to an output terminal 131e. As has been conductor 19 to the voltage follower buffer operational
previously set forth, the output of the converter C amplifier 22. The third statistical moment is ac-
represents the instantaneous frequency of the input cordingly provided at an output terminal 22a of the
signal present at the input terminal 10 to the apparatus ., operational amplifier 22 for suitable testing and
A. analytical instrumentation of the type previously set
An input resistor 133c electrically connects the out- forth.
put terminal I3le of the field effect transistor 131/to a The analog multiplier M-2 receives the third power
positive input terminal of the subtractor operational or cube of the difference between the instantaneous
amplifier 133. A scaling resistor 133d electrically con- 20 frequency and average frequency of the input signal at
nects the positive input terminal of the amplifier 133 to an input terminal 142a thereof from the electrical con-
ground to provide the proper input amplitude for ductor 19a as has been previously set forth. An input
operation of the subtractor operational amplifier 133. terminal 1426 of the analog multiplier M-2 receives the
The subtractor operational amplifier 133 receives the first statistical moment present on the conductor 17.
signal representing the instantaneous frequency of the 25 The analog multiplier M-2 multiplies the two analog
input signal at the positive input terminal of the amplifi- values present at the input terminals 142a and 1426
er 133, and receives the output signal from the integra- and accordingly raises the difference between the in-
tor 1 representing the average frequency of the input stantaneous frequency and average frequency of the
signal at the negative input terminal and forms an out- input signal to the fourth power, generating and form-
put signal indicating the difference between the two 30 ing the fourth statistical moment of the difference
input signals. between the instantaneous frequency and average
The output signal of the subtractor operational am- frequency of the input signal. The fourth statistical mo-
plifier 133 and the subtractor S, representing the dif- ment formed in the analog multiplier M-2 is provided
ference between the instantaneous frequency of the over the output conductor 20' to the voltage follower
input signal and the average frequency of the input buffer operational amplifier 23, as has been previously
signal, is furnished over the conductor 17 to a first set forth, and is present at an output terminal 23a for
input 140a and a second input 1406 of the analog mul- connection to a suitable monitoring and analytical in-
tiplier M in the moment generating network G. The strument of the type previously set forth,
analog multiplier M, of the type well known to those of
 4f| It should be evident that further analog multipliers
ordinary skill in the art, performs a multiplication connected in a similar arrangement to the analog mul-
operation and forms an output signal in which am- tipliers M, M-l, and M-2, respectively, may be added
plitude indicates the product of the amplitude of the to the apparatus A of the present invention in order to
two analog input signals present at the input terminals form higher order statistical moments, such as the fifth,
140o and 1406, and thus multiplies the first statistical 45 sixth, and higher in order to provide more accurate and
moment present on the output conductor 17 by itself in precise analysis and investigation of the input signal
order to square or raise to the second power the first waveform being analyzed by the apparatus A of the
statistical moment of the difference between the instan- present invention.
taneous frequency and the average frequency of the Also, when the input signal is a very rapidly varying
input signal, generating and forming the second statisti- 50 signal, further rapid and prompt analysis of the input
cal moment of such difference. signal to be analyzed can be realized through the use of
As has been previously set forth, the second statisti- an additional arrangement of analog gates and control
cal moment generated in the multiplier M is furnished logic, furnishing input signals to the moment generating
over the electrical conductor 18 to a buffer voltage fol- network G during alternate half-cycles of the control
lower operational amplifier 21 and provided at an out- 5S signal waveforms. Such arrangement would include an
put terminal 2 la for use in oscilloscopes, recorders, or additional or duplicate set of analog gates configured as
other suitable monitoring instruments for analysis and shown in FIG. 4 and having the control drive reversed,
investigation of statistical characteristics of the input with the integrator I further being reset at the opposite
signal. • half-cycle time of transition of the signal waveforms
An input terminal 141a of the analog multiplier M-l 60 201 and 202.
receives the output of the multiplier M representing the Additionally, by time-shifting the control signal by
square of the difference between the instantaneous one-fourth cycle and the integrator reset signal by one-
frequency and the average frequency of the input fourth cycle with suitable logic and delay circuits, a
signal, or the second statistical moment, over the elec- third set of analog gates can be used with the present
trical conductor 18a as has been previously set forth. invention. Such gates would provide overlap in the
An input terminal 1416 of the analog multiplier M-l analysis of the input signal during the transitions of the
receives the first moment formed in the subtractor S control signal waveforms being furnished to the first
15
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and second arrangements of analog gates and provide
analysis of the very rapidly varying input signal
waveform during the transition and switching intervals
of the first and second arrangements of analog gates
and control logic. The third set of analog gates would
thus provide continuing and overlapping analysis of the
input signal waveform at all times.
The foregoing disclosure and description of the in-
vention are illustrative and explanatory thereof, and
a. said means for sensing comprises means for
sensing signal level transitions of the input signal;
and
b. said means for computing instantaneous frequency
comprises means for forming an output signal
whose amplitude indicates the time duration
between said signal level transitions of the input
signal.
6. The structure of claim 5 wherein said means for
various changes in the size, shape, materials, wiring 10 computing average frequency comprises:
connections, and contacts as well as in the details of the
illustrated circuitry and construction may be made
without departing from the spirit of the invention.
1 claim:
1. An apparatus for analysis of a complex aperiodic 15
electrical signal, comprising:
a. means for sensing the signal;
b. means for computing the instantaneous frequency
of the signal;
c. means for computing the average frequency of the 20
signal; and
d. means for generating a statistical moment of the
instantaneous frequency of the signal with respect
to the average frequency, wherein the signal is
analyzed for changes, transitions, and the like.
2. The structure of claim 1, wherein said means for
generating comprises:
means for generating a second statistical moment of
the instantaneous frequency of the signal with
respect to the average frequency.
3. The structure of claim 1, wherein said means for
generating comprises:
means for generating a third statistical moment of
the instantaneous frequency of the signal with
respect to the average frequency.
4. The structure of claim 1, wherein said means for
generating comprises:
means for generating a fourth statistical moment of
the instantaneous frequency of the signal with
respect to the average frequency.
5. The structure of claim 1 wherein:
integrator means for producing a signal indicating
the average amplitude of the output signal from
said means for computing instantaneous frequen-
cy.
7. The structure of claim 1, wherein said means for
generating comprises:
a. means for determining the difference between the
instantaneous frequency and the average frequen-
cy of the signal; and
b. multiplier means for squaring the output of said
means for determining, wherein the second
statistical moment of the instantaneous frequency
is generated.
8. The structure of claim 1, wherein said means for
25 generating comprises:
a. means for determining the difference between the
instantaneous frequency and the average frequen-
cy of the signal; and
b. multiplier means for cubing the output of said
means for determining, wherein the third statisti-
cal moment of the instantaneous frequency is
generated.
9. The structure of claim 1, further including:
a. means for determining the difference between the
instantaneous frequency and the average frequen-
cy of the signal; and
b. multiplier means for generating the fourth power
of the output of said means for determining,
wherein the fourth statistical moment of the in-
stantaneous frequency is generated.
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